



AY-3-8910/8912 PROGRAMMABLE SOUND GENERATOR DATA MANUAL

ARCHITECTURE

OPERATION

INTERFACING

MUSIC GENERATION

SOUND EFFECTS GENERATION

ELECTRICAL SPECIFICATIONS

TABLE OF CONTENTS—PAGE 2

FEBRUARY 1979

© Copyright 1979 GENERAL INSTRUMENT CORPORATION.
All information in this book is subject to change without notice.
General Instrument Corporation cannot assume responsibility for the use of any circuits described herein.



Table of Contents

1. INTRODUCTION	
1.1 Description	5
1.2 Features	6
1.3 Scope	6
2. ARCHITECTURE	
2.1 Basic Functional Blocks	7
2.1.1 Register Array	7
2.1.2 Sound Generating Blocks	10
2.1.3 I/O Ports	10
2.2 Pin Assignments	12
2.3 Pin Functions	13
2.4 Bus Timing	15
2.5 State Timing	16
2.5.1 Address PSG Register Sequence	16
2.5.2 Write Data to PSG Sequence	17
2.5.3 Read Data from PSG Sequence	17
2.5.4 Write to/Read from I/O Port Sequence	17
3. OPERATION	
3.1 Tone Generator Control	18
3.2 Noise Generator Control	20
3.3 Mixer Control—I/O Enable	21
3.4 Amplitude Control	22
3.5 Envelope Generator Control	24
3.5.1 Envelope Period Control	24
3.5.2 Envelope Shape/Cycle Control	25
3.6 I/O Port Data Store	28
3.7 D/A Converter Operation	29
4. INTERFACING	
4.1 Introduction	32
4.2 Clock Generation	33
4.3 Audio Output Interface	34
4.4 External Memory Access	35
4.5 Microprocessor/Microcomputer Interface	36
4.6 Interfacing to the PIC 1650	37
4.6.1 Write Data Routine	37
4.6.2 Read Data Routine	38
4.6.3 Read ROM Routine	38
4.7 Interfacing to the CP1600/1610	40
4.7.1 Write Data Routine	40
4.7.2 Read Data Routine	40
4.8 Interfacing to the M6800	42
4.8.1 Latch Address Routine	42
4.8.2 Write Data Routine	42
4.8.3 Read Data Routine	42
4.9 Interfacing to the 8080 S100 Bus	44
4.9.1 Latch Address Routine	44
4.9.2 Write Data Routine	44
4.9.3 Read Data Routine	44

5. MUSIC GENERATION	
5.1 Note Generation	46
5.2 Tune Entry/Playback	48
5.3 Tune Variation	48
5.3.1 Octave Shift	48
5.3.2 Key	48
5.3.3 Tempo	48
5.3.4 Chords	49
5.4 Sound Variation	50
5.4.1 Relative Channel Volume	50
5.4.2 Decay	50
5.4.3 Other Effects	50
5.5 Applications	51
5.5.1 Organ Envelope Generation	51
5.5.2 Organ Rhythm Generation	52
6. SOUND EFFECTS GENERATION	
6.1 Tone Only Effects	53
6.2 Noise Only Effects	54
6.3 Frequency Sweep Effects	55
6.4 Multi-Channel Effects	56
7. ELECTRICAL SPECIFICATIONS	
7.1 Maximum Ratings	57
7.2 Standard Conditions	57
7.3 DC Characteristics	57
7.4 AC Characteristics	58
7.5 Package Outlines	60

List of Illustrations

Fig. 1 Typical System Diagram	6
Fig. 2 PSG Block Diagram	8
Fig. 3 PSG Register Array	11
Fig. 4 AY-3-8910 Pin Assignments	12
Fig. 5 AY-3-8912 Pin Assignments	12
Fig. 6 Variable Amplitude Control	23
Fig. 7 Envelope Shape/Cycle Control	26
Fig. 8 Detail of Two Cycles of Fig. 7	27
Fig. 9 D/A Converter Output	29
Fig. 10 Single Tone with Envelope Shape/Cycle Pattern 1000	30
Fig. 11 Single Tone with Envelope Shape/Cycle Pattern 1100	30
Fig. 12 Single Tone with Envelope Shape/Cycle Pattern 1010	31
Fig. 13 Mixture of Three Tones with Fixed Amplitudes	31
Fig. 14 System Block Diagram	32
Fig. 15 Clock Generation	33
Fig. 16 Audio Output Interface	34
Fig. 17 External Memory Access	35
Fig. 18 Microprocessor/Microcomputer Interface	36
Fig. 19 PIC 1650/AY-3-8910 System Example	39
Fig. 20 CP1600/1610/AY-3-8910 Interface	41
Fig. 21 M6800/AY-3-8910 Interface	43
Fig. 22 8080 S100 Bus/AY-3-8910 Interface	45
Fig. 23 Equal Tempered Chromatic Scale	47
Fig. 24 Chord Selection Chart	49
Fig. 25 Organ Envelope Generation	51
Fig. 26 Organ Rhythm Generation	52
Fig. 27 European Siren Sound Effect Chart	53
Fig. 28 Gunshot Sound Effect Chart	54
Fig. 29 Explosion Sound Effect Chart	54

**List of
Illustrations
(cont.)**

Fig. 30 Laser Sound Effect Chart	55
Fig. 31 Whistling Bomb Sound Effect Chart	55
Fig. 32 Wolf Whistle Sound Effect Chart	56
Fig. 33 Race Car Sound Effect Chart	56
Fig. 34 Analog Channel Output Test Circuit	57
Fig. 35 Current to Voltage Converter	57
Fig. 36 Clock and Bus Signal Timing	58
Fig. 37 Reset Timing	58
Fig. 38 Latch Address Timing	59
Fig. 39 Write Data Timing	59
Fig. 40 Read Data Timing	59
Fig. 41 40 Lead Dual In Line Packages	60
Fig. 42 28 Lead Dual In Line Packages	61

1 INTRODUCTION

It is apparent that any microprocessor is capable of producing acceptable sounds with only a transducer if the processor has no other tasks to perform while the sound is sustained. In real world microprocessor use, however, video games need refreshing, key-boards need scanning, etc. For example, in order to produce a single channel of ninth octave C (8372 Hz) the signal needs attention every sixty microseconds. Software required to produce this simple effect and still perform other activities would in the least be very complex if not impossible. In the extreme, random noise requires periodic attention even more frequently.

This need for software-produced sounds without the constant attention of the processor is now satisfied with the availability of the General Instrument AY-3-8910 and AY-3-8912 Programmable Sound Generators.

1.1 Description

The AY-3-8910/8912 Programmable Sound Generator (PSG) is a Large Scale Integrated Circuit which can produce a wide variety of complex sounds under software control. The AY-3-8910/8912 is manufactured in GI's N-Channel Ion Implant Process. Operation requires a single 5V power supply, a TTL compatible clock, and a microprocessor controller such as the GI 16-bit CP1600/1610 or one of GI's PIC 1650 series of 8-bit microcomputers.

The PSG is easily interfaced to any bus oriented system. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone signalling and FSK modems. The analog sound outputs can each provide 4 bits of logarithmic digital to analog conversion, greatly enhancing the dynamic range of the sounds produced.

In order to perform sound effects while allowing the processor to continue its other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one effect is satisfied by the three independently controllable channels available in the PSG.

All of the circuit control signals are digital in nature and intended to be provided directly by a microprocessor/microcomputer. This means that one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub-audible at its lowest frequency to post-audible at its highest frequency, there are few sounds which are beyond reproduction with only the simplest electrical connections.

Since most applications of a microprocessor/PSG system would also require interfacing between the outside world and the microprocessor, this facility has been designed into the PSG. The AY-3-8910 has two general purpose 8-bit I/O ports and is supplied in a 40 lead package; the AY-3-8912 has one port and 28 leads.

1.2 Features


- Full software control of sound generation.
- Interfaces to most 8-bit and 16-bit microprocessors.
- Three independently programmed analog outputs.
- Two 8-bit general purpose I/O ports (AY-3-8910)
- One 8-bit general purpose I/O port (AY-3-8912).
- Single +5 Volt Supply.

1.3 Scope

This Data Manual is intended to introduce the techniques needed to cause the AY-3-8910/8912 Programmable Sound Generator to perform in its intended fashion. All of the programs, programming, and hardware designs have been tested to ensure that the methods are practical rather than purely theoretical.

Although the techniques described will produce powerful results, the range of sounds to be synthesized is so vast and the PSG capabilities so varied that this guide should be viewed merely as an introduction to the applications possibilities of the PSG.

Fig. 1 TYPICAL SYSTEM DIAGRAM



2 ARCHITECTURE

The AY-3-8910/8912 is a register oriented Programmable Sound Generator (PSG). Communication between the processor and the PSG is based on the concept of memory-mapped I/O. Control commands are issued to the PSG by writing to 16 memory-mapped registers. Each of the 16 registers within the PSG is also readable so that the microprocessor can determine, as necessary, present states or stored data values.


All functions of the PSG are controlled through its 16 registers which once programmed, generate and sustain the sounds, thus freeing the system processor for other tasks

2.1 Basic Functional Blocks

An internal block diagram of the PSG showing the various functional blocks and data flow is shown in Fig. 2.

2.1.1 REGISTER ARRAY


The principal element of the PSG is the array of 16 read/write control registers. These 16 registers look to the CPU as a block of memory and as such occupy a 16 word block out of 1,024 possible addresses. The 10 address bits (8 bits on the common data/address bus, and 2 separate address bits $\overline{A9}$ and $\overline{A8}$) are decoded as follows:




* $\overline{A9}$ is not provided on the AY-3-8912

The four low order address bits select one of the 16 registers (R0--R15). The six high order address bits function as "chip selects" to control the tri-state bidirectional buffers (when the high order address bits are "incorrect", the bidirectional buffers are forced to a high impedance state). High order address bits $\overline{A9}$ A8 are fixed in the PSG design to recognize a 01 code; high order address bits DA7--DA4 may be mask-programmed to any 4-bit code by a special order factory mask modification. Unless otherwise specified, address bits DA7--DA4 are programmed to recognize only a 0000 code. A valid high order address latches the register address (the low order 4 bits) in the Register Address Latch/Decoder block. A latched address will remain valid until the receipt of a new address, enabling multiple reads and writes of the same register contents without the need for redundant re-addressing.

Fig. 2 PSG BLOCK DIAGRAM





2.1 Basic Functional Blocks (cont.)

Conditioning of the Register Address Latch/Decoder and the Bidirectional Buffers to recognize the bus function required (inactive, latch address, write data, or read data) is accomplished by the Bus Control Decode block.

The function of each of the 16 PSG registers and the data flow of each register's contents are shown in context in Fig. 2 and explained in detail in Section 3, "Operation". For reference purposes, the Register Array details are reproduced in Fig. 3.

2.1.2 SOUND GENERATING BLOCKS

The basic blocks in the PSG which produce the programmed sounds include:

Tone Generators	produce the basic square wave tone frequencies for each channel (A,B,C)
Noise Generator	produces a frequency modulated pseudo random pulse width square wave output.
Mixers	combine the outputs of the Tone Generators and the Noise Generator. One for each channel (A,B,C).
Amplitude Control	provides the D/A Converters with either a fixed or variable amplitude pattern. The fixed amplitude is under direct CPU control; the variable amplitude is accomplished by using the output of the Envelope Generator.
Envelope Generator	produces an envelope pattern which can be used to amplitude modulate the output of each Mixer.
D/A Converters	the three D/A Converters each produce up to a 16 level output signal as determined by the Amplitude Control.

2.1.3 I/O PORTS

Two additional blocks are shown in the PSG Block Diagram which have nothing directly to do with the production of sound—these are the two I/O Ports (A and B). Since virtually all uses of microprocessor-based sound would require interfacing between the outside world and the processor, this facility has been included in the PSG. Data to/from the CPU bus may be read/written to either of two 8-bit I/O Ports without affecting any other function of the PSG. The I/O Ports are TTL-compatible and are provided with internal pull-ups on each pin. Both Ports are available on the AY-3-8910; only I/O Port A is available on the AY-3-8912.

Fig. 3 PSG REGISTER ARRAY

REGISTER		BIT								
		B7	B6	B5	B4	B3	B2	B1	B0	
R1	Channel A Tone Period	8-BIT Fine Tune A				4-BIT Coarse Tune A				
R2		8-BIT Fine Tune B				4-BIT Coarse Tune B				
R3	Channel B Tone Period	8-BIT Fine Tune C				4-BIT Coarse Tune C				
R4		8-BIT Fine Tune E				5-BIT Period Control				
R5	Noise Period	IN OUT		Noise			Tone			
R6		IOB	IOA	C	B	A	C	B	A	
R7	Channel A Amplitude	8-BIT Fine Tune E				M	L3	L2	L1	L0
R8		8-BIT Coarse Tune E				M	L3	L2	L1	L0
R9	Channel B Amplitude	8-BIT Fine Tune E				M	L3	L2	L1	L0
R10		8-BIT Coarse Tune E				M	L3	L2	L1	L0
R11	Channel C Amplitude	8-BIT Fine Tune E				M	L3	L2	L1	L0
R12		8-BIT Coarse Tune E				M	L3	L2	L1	L0
R13	Envelope Period	8-BIT Fine Tune E				CONT	ATT	ALT	HOLD	
R14		8-BIT Coarse Tune E				CONT	ATT	ALT	HOLD	
R15	Envelope Shape Cycle	8-BIT Fine Tune E				CONT	ATT	ALT	HOLD	
R16	I/O Port A Data Store	8-BIT PARALLEL I/O on Port A								
R17	I/O Port B Data Store	8-BIT PARALLEL I/O Port B								

2.2 Pin Assignments

The AY-3-8910 is supplied in a 40 lead dual in-line package with the pin assignments as shown in Fig. 4. The AY-3-8912 is supplied in a 28 lead dual in-line package with the pin assignments as shown in Fig. 5

Fig. 4 AY-3-8910 PIN ASSIGNMENTS





Fig. 5 AY-3-8912 PIN ASSIGNMENTS



2.3 Pin Functions

DA7--DA0 (input/output/high impedance): pins 30--37 (AY-3-8910)
Data/Address 7--0: pins 21--28 (AY-3-8912)

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG. In the data mode, DA7--DA0 correspond to Register Array bits B7--B0. In the address mode, DA3--DA0 select the register # (0--17₆) and DA7--DA4 in conjunction with address inputs $\overline{A9}$ and A8 form the high order address (chip select).

A8 (input): pin 25 (AY-3-8910)
pin 17 (AY-3-8912)

$\overline{A9}$ (input): pin 24 (AY-3-8910)
(not provided on AY-3-8912)

Address 9, Address 8

These "extra" address bits are made available to enable the positioning of the PSG (assigning a 16 word memory space) in a total 1,024 word memory area rather than in a 256 word memory area as defined by address bits DA7--DA0 alone. If the memory size does not require the use of these extra address lines they may be left unconnected as each is provided with either an on-chip pull down ($\overline{A9}$) or pull-up (A8) resistor. In "noisy" environments, however, it is recommended that $\overline{A9}$ and A8 be tied to an external ground and +5V, respectively, if they are not to be used.

\overline{RESET} (input): pin 23 (AY-3-8910)
pin 16 (AY-3-8912)

For initialization/power-on purposes, applying a logic "0" (ground) to the \overline{Reset} pin will reset all registers to "0". The \overline{Reset} pin is provided with an on-chip pull-up resistor.

CLOCK (input): pin 22 (AY-3-8910)
pin 15 (AY-3-8912)

This TTL-compatible input supplies the timing reference for the Tone, Noise and Envelope Generators.

BDIR, BC2, BC1 (inputs): pins 27,28,29 (AY-3-8910)
pins 18,19,20 (AY-3-8912)

Bus DIRection, Bus Control 2,1


These bus control signals are generated directly by GI's CP1600 series of microprocessors to control all external and internal bus operations in the PSG. When using a processor other than the CP1600, these signals can be provided either by comparable bus signals or by simulating the signals on I/O lines of the processor. The PSG decodes these signals as illustrated in the following:

2.3 Pin Functions (cont.)

BDIR	BC2	BC1	CP1600 FUNCTION	PSG FUNCTION
0	0	0	NACT	INACTIVE. See 010 (IAB) below
0	0	1	ADAR	LATCH ADDRESS. See 111 (INTAK) below
0	1	0	IAB	INACTIVE. The PSG/CPU bus is inactive. DA7--DA0 are in a high impedance state.
0	1	1	DTB	READ FROM PSG. This signal causes the contents of the register which is currently addressed to appear on the PSG/CPU bus. DA7--DA0 are in the output mode.
1	0	0	BAR	LATCH ADDRESS. See 111 (INTAK) below
1	0	1	DW	INACTIVE. See 010 (IAB) above
1	1	0	DWS	WRITE TO PSG. This signal indicates that the bus contains register data which should be latched into the currently addressed register. DA7--DA0 are in the input mode.
1	1	1	INTAK	LATCH ADDRESS. This signal indicates that the bus contains a register address which should be latched in the PSG. DA7--DA0 are in the input mode.

While interfacing to a processor other than the CP1600 would simply require simulating the above decoding, the redundancies in the PSG functions vs. bus control signals can be used to advantage in that only four of the eight possible decoded bus functions are required by the PSG. This could simplify the programming of the bus control signals to the following, which would only require that the processor generate two bus control signals (BDIR and BC1, with BC2 tied to +5V):

BDIR	BC2	BC1	PSG FUNCTION
0	1	0	INACTIVE
0	1	1	READ FROM PSG
1	1	0	WRITE TO PSG
1	1	1	LATCH ADDRESS



ANALOG CHANNEL A, B, C (outputs): pins 4, 3, 3B (AY-3-8910)
pins 5, 4, 1 (AY-3-8912)

Each of these signals is the output of its corresponding D/A Converter, and provides an up to 1V peak-peak signal representing the complex sound waveshape generated by the PSG.

IOA7--IOA0 (input/output): pins 14--21 (AY-3-8910)
pins 7--14 (AY-3-8912)

IOB7--IOB0 (input/output): pins 6--13 (AY-3-8910)
(not provided on AY-3-8912)

Input/Output A7--A0, B7--B0

Each of these two parallel input/output ports provides 8 bits of parallel data to/from the PSG/CPU bus from/to any external devices connected to the IOA or IOB pins. Each pin is provided with an on-chip pull-up resistor, so that when in the "input" mode, all pins will read normally high. Therefore, the recommended method for scanning external switches, for example, would be to ground the input bit.

TEST 1: pin 39 (AY-3-8910)
pin 2 (AY-3-8912)

TEST 2: pin 26 (AY-3-8910)
(not connected on AY-3-8912)

These pins are for GI test purposes only and should be left open—do not use as tie-points.

V_{cc}: pin 40 (AY-3-8910)
pin 3 (AY-3-8912)

Nominal -5Volt power supply to the PSG.

V_{ss}: pin 1 (AY-3-8910)
pin 6 (AY-3-8912)

Ground reference for the PSG.

24 Bus Timing


Since the PSG functions are controlled by commands from the system processor, the common data/address bus (DA7--DA0) requires definition as to its function at any particular time. This is accomplished by the processor issuing bus control signals, previously described, defining the state of the bus; the PSG then decodes these signals to perform the requested task.

The conditioning of these bus control signals by the processor is the same as if the processor were interacting with RAM: (1) the processor outputs a memory address; and (2) the processor either outputs or inputs data to/from the memory. The "memory" in this case is the PSG's array of 16 read/write control registers.

The timing relationships in issuing the bus control signals relative to the data or address signals on the bus are reviewed in general in the following section, and in detail in Section 7, Electrical Specifications

25 State Timing


While the state flow for many microprocessors can be somewhat involved for certain operations, the sequence of events necessary to control the PSG is simple and straightforward. Each of the three major state sequences (Latch Address, Write to PSG, and Read from PSG) consists of several operations (indicated below by rectangular blocks), defined by the pattern of bus control signals (BDIR, BC2, BC1).



The functional operation and relative timing of the PSG control sequences are described in the following paragraphs (in all examples, BC2 has been assumed to be tied to logic "1", -5V).


2.5.1 ADDRESS PSG REGISTER SEQUENCE

The "Latch Address" sequence is normally an integral part of the write or read sequences, but for simplicity is illustrated here as an individual sequence. Depending on the processor used the program sequence will normally require four principal microstates: (1) send NACT (inactive); (2) send INTAK (latch address); (3) put address on bus; (4) send NACT (inactive). [Note: within the timing constraints detailed in Section 7, steps (2) and (3) may be interchanged.]




2.5.2 WRITE DATA TO PSG SEQUENCE

The "Write to PSG" sequence, which would normally follow immediately after an address sequence, requires four principal microstates. (1) send NACT (inactive); (2) put data on bus. (3) send DWS (write to PSG); (4) send NACT (inactive).



2.5.3 READ DATA FROM PSG SEQUENCE

As with the "Write to PSG" sequence, the "Read from PSG" sequence would also normally follow immediately after an address sequence. The four principal microstates of the read sequence are: (1) send NACT (inactive); (2) send DTB (read from PSG); (3) read data on bus; (4) send NACT (inactive).



2.5.4 WRITE TO/READ FROM I/O PORT SEQUENCE

Since the two I/O Ports (A and B) each have an 8-bit register assigned as a data store, writing to or reading from either port is identical to writing or reading to any other register. Hence, the state sequences are exactly the same as described in the preceding paragraphs.

3 OPERATION


Since all functions of the PSG are controlled by the host processor via a series of register loads, a detailed description of the PSG operation can best be accomplished by relating each PSG function to the control of its corresponding register. The function of creating or programming a specific sound or sound effect logically follows the control sequence listed:

Section	Operation	Registers	Function
3.1	Tone Generator Control	R0--R5	Program tone periods
3.2	Noise Generator Control	R6	Program noise period
3.3	Mixer Control	R7	Enable tone and/or noise on selected channels
3.4	Amplitude Control	R10--R12	Select "fixed" or "envelope-variable" amplitudes
3.5	Envelope Generator Control	R13--R15	Program envelope period and select envelope pattern

3.1 Tone Generator Control

(Registers R0, R1, R2, R3, R4, R5)

The frequency of each square wave generated by the three Tone Generators (one each for Channels A, B, and C) is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 12-bit Tone Period value. Each 12-bit value is obtained in the PSG by combining the contents of the relative Coarse and Fine Tune registers, as illustrated in the following:



Note that the 12-bit value programmed in the combined Coarse and Fine Tune registers is a period value—the higher the value in the registers, the lower the resultant tone frequency.

Note also that due to the design technique used in the Tone Period count-down, the lowest period value is 000000000001 (divide by 1) and the highest period value is 111111111111 (divide by 4.095₁₀).

The equations describing the relationship between the desired output tone frequency and the input clock frequency and Tone Period value are:

$$(a) f_T = \frac{f_{\text{clock}}}{16TP_{10}} \quad (b) TP_{10} = 256CT_{10} + FT_{10}$$

Where:

- f_T = desired tone frequency
- f_{clock} = input clock frequency
- TP_{10} = decimal equivalent of the Tone Period bits TP11--TP0.
- CT_{10} = decimal equivalent of the Coarse Tune register bits B3--B0 (TP11--TP8)
- FT_{10} = decimal equivalent of the Fine Tune register bits B7--B0 (TP7--TP0)

From the above equations it can be seen that the tone frequency can range from a low of $\frac{f_{\text{clock}}}{85320}$ (wherein: $TP_{10}=4,095_{10}$) to a high of $\frac{f_{\text{clock}}}{16}$ (wherein: $TP_{10}=1$). Using a 2 MHz input clock, for example, would produce a range of tone frequencies from 30.5 Hz to 125 kHz.

To calculate the values for the contents of the Tone Period Coarse and Fine Tune registers, given the input clock and the desired output tone frequencies, we simply rearrange the above equations, yielding:

$$(a) TP_{10} = \frac{f_{\text{clock}}}{16f_T} \quad (b) CT_{10} + \frac{FT_{10}}{256} = \frac{TP_{10}}{256}$$

Example 1: $f_T = 1\text{kHz}$
 $f_{\text{clock}} = 2\text{MHz}$

$$TP_{10} = \frac{2 \times 10^6}{16(1 \times 10^3)} = 125$$

Substituting this result into equation (b)

$$CT_{10} + \frac{FT_{10}}{256} = \frac{125}{256}$$

$$\therefore CT_{10} = 0 = 0000 \text{ (B3--B0)}$$

$$FT_{10} = 125_{10} = 01111101 \text{ (B7--B0)}$$

Example 2: $f_T = 100\text{Hz}$
 $f_{\text{clock}} = 2\text{MHz}$

$$TP_{10} = \frac{2 \times 10^6}{16(1 \times 10^2)} = 1250$$

Substituting this result into equation (b)

$$CT_{10} + \frac{FT_{10}}{256} = \frac{1250}{256} = 4 + \frac{226}{256}$$


$$\therefore CT_{10} = 4_{10} = 0100 \text{ (B3--B0)}$$

$$FT_{10} = 226_{10} = 11100010 \text{ (B7--B0)}$$

3.2 Noise Generator Control

(Register R6)

The frequency of the noise source is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 5-bit Noise Period value. This 5-bit value consists of the lower 5 bits (B4--B0) of register R6 as illustrated in the following:



Note that the 5-bit value in R11 is a period value—the higher the value in the register, the lower the resultant noise frequency. Note also that, as with the Tone Period, the lowest period value is 00001 (divide by 1); the highest period value is 11111 (divide by 31₁₀).

The noise frequency equation is:

$$f_N = \frac{f_{\text{CLOCK}}}{16 \text{ NP}_{10}}$$

Where: f_N = desired noise frequency

f_{CLOCK} = input clock frequency

NP_{10} = decimal equivalent of the Noise Period register bits B4--B0.

From the above equation it can be seen that the noise frequency can range from a low of $\frac{f_{\text{CLOCK}}}{496}$ (wherein: $\text{NP}_{10} = 31_{10}$) to a high of $\frac{f_{\text{CLOCK}}}{16}$ (wherein: $\text{NP}_{10} = 1$). Using a 2 MHz input clock, for example, would produce a range of noise frequencies from 4 kHz to 125 kHz.

To calculate the value for the contents of the Noise Period register, given the input clock and the desired output noise frequencies, we simply rearrange the above equation, yielding:

$$\text{NP}_{10} = \frac{f_{\text{CLOCK}}}{16 f_N}$$

3.3 Mixer Control-I/O Enable


(Register R7)

Register 7 is a multi-function Enable register which controls the three Noise/Tone Mixers and the two general purpose I/O Ports.

The Mixers, as previously described, combine the noise and tone frequencies for each of the three channels. The determination of combining neither/either/both noise and tone frequencies on each channel is made by the state of bits B5--B0 of R7.

The direction (input or output) of the two general purpose I/O Ports (IOA and IOB) is determined by the state of bits B7 and B6 of R7.

These functions are illustrated in the following:



Noise Enable Truth Table:

R7 Bits			Noise Enabled on Channel		
B5	B4	B3	C	B	A
0	0	0	C	B	A
0	0	1	C	B	—
0	1	0	C	—	A
0	1	1	C	—	—
1	0	0	—	B	A
1	0	1	—	B	—
1	1	0	—	—	A
1	1	1	—	—	—

Tone Enable Truth Table:

R7 Bits			Tone Enabled on Channel		
B2	B1	B0	C	B	A
0	0	0	C	B	A
0	0	1	C	B	—
0	1	0	C	—	A
0	1	1	C	—	—
1	0	0	—	B	A
1	0	1	—	B	—
1	1	0	—	—	A
1	1	1	—	—	—

I/O Port Truth Table:


R7 Bits		I/O Port Status	
B7	B6	IOB	IOA
0	0	Input	Input
0	1	Input	Output
1	0	Output	Input
1	1	Output	Output

NOTE: Disabling noise and tone does not turn off a channel. Turning a channel off can only be accomplished by writing all zeroes into the corresponding Amplitude Control register, R10, R11, or R12 (see Section 3.4)

3.4 Amplitude Control

(Registers R10, R11, R12)

The amplitudes of the signals generated by each of the three D/A Converters (one each for Channels A, B, and C) is determined by the contents of the lower 5 bits (B4--B0) of registers R10, R11, and R12 as illustrated in the following:



The amplitude "mode" (bit M) selects either fixed level amplitude (M=0) or variable level amplitude (M=1). It follows then that bits L3--L0, defining the value of a "fixed" level amplitude, are only active when M=0. When fixed level amplitude is selected, it is "fixed" only in the sense that the amplitude level is under the direct control of the system processor (via bits D3--D0). Varying the amplitude when in this "fixed" amplitude mode requires in each instance the direct intervention of the system processor via an address latch write data sequence to modify the D3--D0 data.

When M=1 (select "variable" level amplitudes), the amplitude of each channel is determined by the envelope pattern as defined by the Envelope Generator's 4-bit output E3 E2 E1 E0.

The amplitude "mode" (bit M) can also be thought of as an "envelope enable" bit; i.e., when M=0 the envelope is not used, and when M=1 the envelope is enabled. (A full description of the Envelope Generator function follows in Section 3.5).

The full chart describing all combinations of the 5-bit Amplitude Control is as follows:





Fig. 6 graphically illustrates a selection of variable level (envelope-controlled) amplitude where the 16 levels directly reflect the output of the Envelope Generator. A fixed level amplitude would correspond to only one of the levels shown, with the level directly determined by the decimal equivalent of bits L3 L2 L1 L0.

Fig. 6 VARIABLE AMPLITUDE CONTROL (M=1)




3.5 Envelope Generator Control

(Registers R13, R14, R15)

To accomplish the generation of fairly complex envelope patterns, two independent methods of control are provided in the PSG. first, it is possible to vary the frequency of the envelope using registers R13 and R14; and second, the relative shape and cycle pattern of the envelope can be varied using register R15. The following paragraphs explain the details of the envelope control functions, describing first the envelope period control and then the envelope shape/cycle control.

3.5.1 ENVELOPE PERIOD CONTROL (Registers R13, R14)

The frequency of the envelope is obtained in the PSG by first counting down the input clock by 256, then by further counting down the result by the programmed 16-bit Envelope Period value. This 16-bit value is obtained in the PSG by combining the contents of the Envelope Coarse and Fine Tune registers, as illustrated in the following:



Note that the 16-bit value programmed in the combined Coarse and Fine Tune registers is a period value—the higher the value in the registers, the lower the resultant envelope frequency.

Note also, that as with the Tone Period, the lowest period value is 0000000000000001 (divide by 1); the highest period value is 1111111111111111 (divide by 65,535₁₀).

The envelope frequency equations are:

$$(a) f_E = \frac{f_{\text{clock}}}{256EP_{10}}$$

$$(b) EP_{10} = 256CT_{10} + FT_{10}$$

Where: f_E = desired envelope frequency

f_{clock} = input clock frequency

EP_{10} = decimal equivalent of the Envelope Period bits EP15--EP0

CT_{10} = decimal equivalent of the Coarse Tune register bits B7--B0 (EP15--EP8)

FT_{10} = decimal equivalent of the Fine Tune register bits B7--B0 (EP7--EP0)

From the above equation it can be seen that the envelope frequency can range from a low of $\frac{f_{\text{clock}}}{16,776,960}$ (wherein: $EP_{10} = 65,535_{10}$) to a high of $\frac{f_{\text{clock}}}{256}$ (wherein: $EP_{10} = 1$). Using a 2 MHz clock, for example, would produce a range of envelope frequencies from 0.12 Hz to 7812.5 Hz.

To calculate the values for the contents of the Envelope Period Coarse and Fine Tune registers, given the input clock and the desired envelope frequencies, we rearrange the above equations, yielding

$$(a) EP_{10} = \frac{f_{clock}}{256f_e} \qquad (b) CT_{10} + \frac{FT_{10}}{256} = \frac{EP_{10}}{256}$$

Example: $f_e = 0.5 \text{ Hz}$
 $f_{clock} = 2 \text{ MHz}$

$$EP_{10} = \frac{2 \times 10^6}{256(0.5)} = 15.625$$

Substituting this result into equation (b):

$$CT_{10} + \frac{FT_{10}}{256} = \frac{15.625}{256} = 61 + \frac{9}{256}$$


$$CT_{10} = 61_{10} = 00111101 \text{ (B7--B0)}$$

$$FT_{10} = 9_{10} = 00001001 \text{ (B7--B0)}$$

3.5.2 ENVELOPE SHAPE/CYCLE CONTROL (Register R15)

The Envelope Generator further counts down the envelope frequency by 16, producing a 16-state per cycle envelope pattern as defined by its 4-bit counter output, E3 E2 E1 E0. The particular shape and cycle pattern of any desired envelope is accomplished by controlling the count pattern (count up/count down) of the 4-bit counter and by defining a single-cycle or repeat-cycle pattern.

This envelope shape/cycle control is contained in the lower 4 bits (B3--B0) of register R15. Each of these 4 bits controls a function in the envelope generator, as illustrated in the following.



The definition of each function is as follows:

Hold when set to logic "1", limits the envelope to one cycle, holding the last count of the envelope counter (E3--E0=0000 or 1111, depending on whether the envelope counter was in a count-down or count-up mode, respectively).

Alternate when set to logic "1", the envelope counter reverses count direction (up-down) after each cycle.

NOTE When both the Hold bit and the Alternate bit are ones, the envelope counter is reset to its initial count before holding

3.5 Envelope Generator Control (cont.)

- Attack** when set to logic "1", the envelope counter will count up (attack) from E3 E2 E1 E0=0000 to E3 E2 E1 E0=1111; when set to logic "0", the envelope counter will count down (decay) from 1111 to 0000.
- Continue** when set to logic "1", the cycle pattern will be as defined by the Hold bit; when set to logic "0", the envelope generator will reset to 0000 after one cycle and hold at that count.

To further describe the above functions could be accomplished by numerous charts of the binary count sequence of E3 E2 E1 E0 for each combination of Hold, Alternate, Attack and Continue. However, since these outputs are used (when selected by the Amplitude Control registers) to amplitude modulate the output of the Mixers, a better understanding of their effect can be accomplished via a graphic representation of their value for each condition selected, as illustrated in Figs. 7 and 8

Fig. 7 ENVELOPE SHAPE CYCLE CONTROL





Fig 8 DETAIL OF TWO CYCLES OF Fig. 7
(ref. waveform "1010" in Fig. 7)



3.6 I/O Port Data Store

(Registers R16, R17)

Registers R16 and R17 function as intermediate data storage registers between the PSG/CPU data bus (DA0--DA7) and the two I/O ports (IOA7--IOA0 and IOB7--IOB0). Both ports are available in the AY-3-8910; only I/O Port A is available in the AY-3-8912. Using registers R16 and R17 for the transfer of I/O data has no effect at all on sound generation.

To output data from the CPU bus to a peripheral device connected to I/O Port A would require only the following steps:

1. Latch address R7 (select $\overline{\text{Enable}}$ register)
2. Write data to PSG (setting B6 of R7 to "1")
3. Latch address R16 (select IOA register)
4. Write data to PSG (data to be output on I/O Port A)

To input data from I/O Port A to the CPU bus would require the following:

1. Latch address R7 (select $\overline{\text{Enable}}$ register)
2. Write data to PSG (setting B6 to R7 to "0")
3. Latch address R16 (select IOA register)
4. Read data from PSG (data from I/O Port A)

Note that once loaded with data in the output mode, the data will remain on the I/O port(s) until changed either by loading different data, by applying a reset (grounding the Reset pin), or by switching to the input mode.

Note also that when in the input mode, the contents of registers R16 and/or R17 will follow the signals applied to the I/O port(s). However, transfer of this data to the CPU bus requires a "read" operation as described above.

3.7 D/A Converter Operation

Since the primary use of the PSG is to produce sound for the highly imperfect amplitude detection mechanism of the human ear, the D/A conversion is performed in logarithmic steps with a normalized voltage range of from 0 to 1 Volt. The specific amplitude control of each of the three D/A Converters is accomplished by the three sets of 4-bit outputs of the Amplitude Control block, while the Mixer outputs provide the base signal frequency (Noise and/or Tone).

Fig. 9 illustrates the D/A Converter output which would result if noise and tones were disabled and an envelope-controlled variable amplitude were selected.

Figs. 10 through 13 illustrate other typical output waveforms.

Fig. 9 D/A CONVERTER OUTPUT (ref. Fig. 6)




Fig. 10 SINGLE TONE WITH ENVELOPE SHAPE CYCLE PATTERN 1000
(R0=14_h, R1=37_h, R7=76_h, R12=20_h, R15=10_h, all other registers=0)




Fig. 11 SINGLE TONE WITH ENVELOPE SHAPE/CYCLE PATTERN 1100
(R15=14_s, all other registers same as Fig. 10)




Fig. 12 SINGLE TONE WITH ENVELOPE SHAPE/CYCLE PATTERN 1010
(R15=12_n, all other registers same as Fig. 10)





Fig. 13 MIXTURE OF THREE TONES WITH FIXED AMPLITUDES




4 INTERFACING

4.1 Introduction

Since the AY-3-8910/8912 PSG must be used with support components, interfacing to the circuit is an obvious requirement. The PSG is designed to be controlled by a microprocessor or microcomputer, and drive directly into analog audio circuitry. It provides the link between the computer and a speaker to provide sounds or sound effects derived from digital inputs.

The following paragraphs provide examples and illustrations showing the ease with which an AY-3-8910/8912 Programmable Sound Generator may be utilized in a microprocessor/microcomputer system.


Fig. 14 SYSTEM BLOCK DIAGRAM



4.2 Clock Generation

An economical solution to providing a system clock is shown in Fig 15. It consists of a 3.579545MHz standard color burst crystal, a CD4069 CMOS inverter, and a CD4013 to divide the color burst frequency in half. The clock produced for the PSG runs at a 1.7897725MHz rate. Depending on the microcomputer used, its clock should be selected within its specified value.

Fig. 15 CLOCK GENERATION




4.3 Audio Output Interface

Fig. 16 illustrates the audio output connections to a commercially available LM386 audio amplifier. It shows channels A, B, and C summed together to enable complex waveforms to be composed and amplified through a single external amplifier. These channels may be individually amplified through separate channels for more exotic sound systems.

Each output channel is individually controlled by separate amplitude registers (R10, R11, R12) and an enable register (R7) in the PSG

Fig 16 AUDIO OUTPUT INTERFACE



4.4 External Memory Access

The ROM or PROM shown connected to the PSG in Fig. 17 illustrates an option for providing additional data information for processor support. The two I/O registers within the PSG are used in this case to address the memory via I/O Port A (8 Bits) and read data from the memory via I/O Port B (8 Bits).


An example of the bus control sequence to address and read an external memory connected to I/O ports A and B would be as follows (Assume Port A addresses and Port B reads)

Bus Control	Bus Codes			Explanation of Bus Data (DA7--DA0)
	BDIR	BC2	BC1	
Latch address	1	1	1	00001111 Latch R7 to program I/O Ports
Write to PSG	1	1	0	01000000 Set B7 B6 to 0, 1 respectively
Latch address	1	1	1	00001110 Latch R16 to address memory
Write to PSG	1	1	0	00000001 Address data to memory
Latch address	1	1	1	00001111 Latch R17 to read memory
Read from PSG	0	1	1	XXXXXXXX Memory data contained in R17

NOT_ BC2 in the above Bus Codes may be permanently tied to -5V thus requiring only two bus control lines for all control operations (refer to Section 2.3 for a complete explanation).

Also, RAM or EAROM may be used in place of the ROM or PROM shown by altering the program to use PORT B as an I/O. Port B then will be able to write data as an output and read data as an input.

Fig. 17 EXTERNAL MEMORY ACCESS




4.5 Microprocessor/ Microcomputer Interface

In Fig. 18, the lines identified DA7--DA0 are the input/output bus bits 7--0. This 8 bit bus is used to pass all data and address information between the AY-3-8910/8912 and the system processor.

BC1, BC2 and BDIR are bus control signals generated by the processor to direct all bus operations. These operations are identified as Latch Address, Write to PSG, Read from PSG, and Inactive.

The following Sections detail specific interfaces to several popular microprocessors/microcomputers

Fig. 18 MICROPROCESSOR/MICROCOMPUTER INTERFACE



4.6 Interfacing to the PIC 1650

Fig. 19 shows the schematic of an AY-3-8910 demonstrator circuit. This configuration uses a PIC 1650 as the main controller in the circuit. The PIC 1650 is used to scan the keyboard, fetch data from the PROMs, write data to the AY-3-8910 and provide the timing for the AY-3-8910.

The interfacing is direct since the PIC 1650 and the AY-3-8910 operate with compatible supplies and input/output voltages.

This particular schematic illustrates how a microcomputer with additional memory can produce a stand-alone music and sound effects circuit. The circuit as shown operates with manual keyboard selections.

As Fig. 19 shows, the design for the interface connects directly to the output pins of the 1650 and the BC1, BC2, BDIR pins. The software then has the responsibility of manipulating these signals to signal the PSG to perform the proper address latch, read or write operations.

The program routine in this section illustrates code which is used in a hand-held demonstrator unit. This demonstration unit illustrates the range of PSG capabilities, including music, sound effects and I/O control. Note that the generalized routines perform the address latching before every read for convenience.

The "READ ROM" routine illustrates use of the generalized read and write routines to access the outside world through the PSG to read and write.

4.6.1 WRITE DATA ROUTINE

```
80          WRITE FROM 1650 TO 8910
81          ADDRESS OF 8910 REG IN 'ADDRESS
82          DATA TO WRITE IN 'DATA
83 024 0066 WRIT1 MOVWF  ADDRESS
84 025 1026 WRITE MOVF  ADDRESS W GET REGISTER NO
85 026 0045      MOVWF IOA      SET ADDRESS
86 027 1006      MOVF  IOB.W    GET PRESENT BC1, BC2 BDIR ETC
87 030 7370      ANDLW 370
88 031 6404      IORLW 4        SET BAR
89 032 0046      MOVWF IOB      SEND BAR
90 033 7370      ANDLW 370
91 034 0046      MOVWF IOB      SEND NACT
92 035 1027      MOVF  DATA W
93 036 0045      MOVWF IOA      PUT DATA ON D A PINS OF 8910
94 037 1006      MOVF  IOB.W
95 040 7370      ANDLW 370
96 041 6406      IORLW 6
97 042 0046      MOVWF IOB      SEND DWS
98 043 7370      ANDLW 370      SET UP NACT
99 044 0046      MOVWF IOB      SEND NACT
100 045 4000     RET           RETURN TO CALLING ROUTINE
```

4.6 Interfacing to the PIC 1650 (cont.)

4.6.2 READ DATA ROUTINE

```

51          ADDRESS OF READ IN REGISTER  ADDRESS
52          AFTER READ  INPUT DATA IN REGISTER  DATA
53          ENTRANCE READ1 ASSUMES THAT REGISTER NUM IN W.
54
55 000 0066 READ1 MOVWF  ADDRESS  BYPASS ADDRESS STORE
56 001 1026 READ  MOVF   ADDRESS W GET REGISTER NO
57 002 0045      MOVWF  IOA       MOVE TO 8910 D A PINS
58 003 1006      MOVF   IOB.W     GET PRESENT BC1 BC2 BDIR ETC
59 004 6404      IORLW  4         SET BAR
60 005 0046      MOVWF  IOB       SEND BAR
61 006 7370      ANDLW  370
62 007 0046      MOVWF  IOB       SEND NACT
63 010 6377      MOVLW  377
64 011 0045      MOVWF  IOA       SET FOR INPUT
65 012 1006      MOVF   IOB.W
66 013 7370      ANDLW  370
67 014 6403      IORLW  3         SET DTB
68 015 0046      MOVWF  IOB       SEND DTB
69 016 1005      MOVF   IOA.W
70 017 0067      MOVWF  DATA     SAVE DATA
71 020 1006      MOVF   IOB.W
72 021 7370      ANDLW  370
73 022 0046      MOVWF  IOB       SEND NACT
74 023 4000      RET             RETURN TO CALLING ROUTINE

```


4.6.3 READ ROM ROUTINE

```

106          ADDRESS OF ROM IN W AT ENTRANCE NEXROM
107          ADDRESS OF ROM IN ROMAD AT ENTRANCE ROMRD
108
109          INCREMENTS ROMAD AFTER READ IF ROM ADDRESS
110          CROSSES 256 BORDER MAKE UPPER BANK SELECT
111
112          USES 8910 REG 16 FOR ADDRESS
113          8910 REG 17 FOR INPUT DATA
114 046 1030 NEXROM MOVF   ROMAD.W
115 047 0067 ROMRD MOVWF  DATA  PUT ADDRESS
116 050 6016      MOVLW  16     I/O A ADDRESS
117 051 0066      MOVWF  ADDRESS
118 052 2306      BCF   IOB 6     TURN ON ROM
119 053 4425      CALL  WRITE  SEND TO IOA
120 054 1266      INCF  ADDRESS TO IOB ADDRESS
121 055 4401      CALL  READ   GET DATA
122 056 2706      BSF   IOB 6     TURN OFF ROM
123 057 1770      INCFSZ ROMAD  TO NEXT LOC
124 060 4000      RET
125 061 2646      BSF   IOB 5     SET HIGH SELECT
126 062 4000      RET             RETURN TO CALLING ROUTINE

```

Fig. 19 PIC 1650 AY-3-8910 SYSTEM EXAMPLE



4.7 Interfacing to the CP1600/1610

As shown in Fig. 20, the wiring is direct between the AY-3-8910 and a CP1600/1610 microprocessor. The levels are compatible thus eliminating any need for level converters. Even the terminology between the IC's remains constant to provide simple-to-follow connections.

The CP1600/1610 acts as a controller in this configuration fetching data from ROM's contained elsewhere in the system. The CP1600/1610 also acts as the bus controller developing the necessary timing for the AY-3-8910.

4.7.1 WRITE DATA ROUTINE

The program necessary to write to a selected register is as follows:

```
MVI value, R0; move in value to be written  
MVO R0, Reg; write to register
```

The routine to load all registers with the same value is as follows:


```
MVII Reg 0, R4  
CLRR R0  
Here MVO@ R0, R4  
CMPI Reg 0 + 17, R4  
BLT Here
```

4.7.2 READ DATA ROUTINE

The routine to read from a selected register is as follows

```
MVI Reg, R0; get data from reg in R0  
MVO R0, value; store in memory
```

Fig. 20 CP1600 1610 AY-3-8910 INTERFACE



4.8 Interfacing to the M6800

An M6800 microprocessor can be interfaced with an AY-3-8910/8912 through the addition of an M6820 PIA chip. The I/O ports designated as PA0 to PA7 are used as the 8 bit bus lines and I/O ports PB0 to PB2 are used as the bus control lines. The software routines shown are used to control the latch address, write data, and read data functions for the AY-3-8910/8912.

4.8.1 LATCH ADDRESS ROUTINE

```
:AT ENTRY, B HAS ADDRESS VALUE
:
LATCH CLRA
  STAA 8005 ;GET D DIR A
  LDAA #FF
  STAA 8004 ;OUTPUTS
  LDAA #4
  STAA 8005 ;GET PERIPHERAL A
  STAB 8004 ;FORM ADDR
  STAA 8006
  CLRA
  STAA 8006 ;LATCH ADDRESS
  RTS ;RETURN
```


4.8.2 WRITE DATA ROUTINE

```
:AT ENTRY, B HAD DATA VALUE
:
WRITE STAB 8004 ;FORM DATA
  LDAA #6 ;DWS
  STAA 8006
  CLRA
  STAA 8006 ;WRITE DATA
  RTS ;RETURN
```

4.8.3 READ DATA ROUTINE

```
:AFTER READ, B HAS READ DATA
:
READ STA A 8005 ;GET D DIR
  STA A 8004 ;INPUTS
  LDAA #4
  STA A 8005 ;GET PERIPHERAL
  DECA
  STA A 8006 ;READ MODE
  LDA B 8004 ;READ DATA
  CLRA
  STA A 8006 ;REMOVE READ MODE
  RTS ;RETURN
```

Fig. 21 M6800 AY-3-8910 INTERFACE



4.9 Interfacing to the 8080 S100 Bus

The sample S100 bus design provides for reading and writing the PSG using only an 8080 "IN" or "OUT" instruction to the proper address. Another feature of the design is the provision for multiple PSG devices to be connected to a single bus. The system described is presently running two PSG's, one to each of two stereo channels.

As can be seen from the read and write routines in the illustrative program, the program overhead necessary to communicate with the PSG is minimal.

4.9.1 LATCH ADDRESS ROUTINE

PORTADDR EQU 80H ;ADDRESS TRANSFER PORT ADDRESS
PORTDATA EQU 81H ;DATA TRANSFER PORT ADDRESS

;THIS ROUTINE WILL TRANSFER THE CONTENTS OF
;8080 REGISTER C TO THE PSG ADDRESS REGISTER

```
PSGBAR   MOV   A,C ;GET C IN A FOR OUT  
         OUT   PORTBAR ;SEND TO ADDRESS PORT  
         RET
```

4.9.2 WRITE DATA ROUTINE

;ROUTINE TO WRITE THE CONTENTS OF 8080 REGISTER B
;TO THE PSG REGISTER SPECIFIED BY 8080 REGISTER C

```
PSGWRITE CALL  PSGBAR ;GET ADDRESS LATCHED  
         MOV   A,B ;GET VALUE IN A FOR TRANSFER  
         OUT   PORTDATA ;PUT TO PSG REGISTER  
         RET
```

4.9.3 READ DATA ROUTINE

;ROUTINE TO READ THE PSG REGISTER SPECIFIED
;BY THE 8080 REGISTER C AND RETURN THE DATA
;IN 8080 REGISTER B

```
PSGREAD  CALL  PSGBAR  
         IN   PORTDATA ;GET REGISTER DATA  
         MOV   B,A ;GET IN TRANSFER REGISTER  
         RET
```




Fig. 22 8080 S100 BUS/AY-3-8910 INTERFACE

5 MUSIC GENERATION

The production of music involves the creation of series of frequencies which are pleasing to the human ear (setting critical evaluation aside). This involves essentially mathematical relationships, making the application ideal for digital devices. For example, the shifting up or down in octaves is a multiplication or division by a power of 2, which is a simple shift operation for most microprocessors.

Another factor in music generation is "communication". The composer must be able to convey his tune ideas so that a musician or group of musicians can reproduce the composer's ideas—often on widely differing instruments. This concept involves "tuning" the instruments to a standard set of frequencies and following a set rhythm pattern. The tuning frequency most widely used is based on the third octave note "A" of 440Hz, the "Equal Tempered Chromatic Scale".

Although it is easy to construct recognizable tunes using only one note at a time, the simultaneous sounding of more than one note to produce chords and counterpoint vastly increases the quality of the sound. This feature is easily achieved in the PSG since three channels are provided, each independently programmable.

5.1 Note Generation

Since notes are formed by sustaining a particular frequency for a preset period of time at a varying amplitude, the PSG performs this function with a series of simple register loads. The method used in many cases is to obtain register load values for first octave notes and to shift to the correct octave at playtime.

The chart in Fig. 23 lists a full 8 octaves of notes from a low of C1 (32.703Hz) to a high of B8 (7902.080Hz). Assuming an input clock frequency of 1.78977MHz (one half the standard "color" crystal frequency of 3.579545MHz), and applying the formulas of Section 3.1 for calculating Tone Period register load values, results in the register values shown. The nature of the PSG divider scheme produces a high degree of accuracy for low frequencies, less for high frequencies. This can be seen in the chart in the comparison of "ideal frequencies" and "actual frequencies", with the ideal frequencies being those of the Equal Tempered Chromatic Scale, and the actual frequencies being the "best fit" values from the formula calculation

NOTE	OCTAVE	IDEAL FREQUENCY	ACTUAL FREQUENCY	12-BIT REGISTER VALUE IN OCTAL	NOTE	OCTAVE	IDEAL FREQUENCY	ACTUAL FREQUENCY	12-BIT REGISTER VALUE IN OCTAL
C	1	32703	32698	6 5 3	C	6	523 248	522 714	0 3 2
C#	1	34647	34653	6 2 3	C#	5	554 368	553 768	0 3 1
D	1	36708	36712	5 7 4	D	5	587 328	588 741	0 2 7
D#	1	38891	38895	5 4 7	D#	5	622 258	621 449	0 2 6
E	1	41203	41201	5 2 3	E	5	659 248	658 005	0 2 5
F	1	43654	43662	5 0 0	F	5	698 464	699 130	0 2 4
F#	1	46249	46243	4 5 6	F#	5	739 984	740 800	0 2 2
G	1	48999	48997	4 3 5	G	5	783 984	782 243	0 2 1
G#	1	51913	51908	4 1 5	G#	5	830 608	828 598	0 2 0
A	1	55000	54995	3 7 6	A	5	880 000	880 794	0 1 7
A#	1	58270	58261	3 6 0	A#	5	932 320	932 173	0 1 7
B	1	61735	61733	3 4 2	B	5	987 760	989 918	0 1 6
C	2	65406	65416	3 2 5	C	6	1046 496	1045 428	0 1 5
C#	2	69296	69307	3 1 1	C#	6	1108 736	1107 532	0 1 4
D	2	73416	73399	2 7 6	D	6	1174 656	1177 482	0 1 3
D#	2	77782	77789	2 6 3	D#	6	1244 512	1242 898	0 1 3
E	2	82406	82432	2 5 1	E	6	1318 496	1316 009	0 1 2
F	2	87308	87323	2 4 0	F	6	1396 928	1398 260	0 1 2
F#	2	92498	92523	2 2 7	F#	6	1479 968	1471 852	0 1 1
G	2	97998	98037	2 1 6	G	6	1567 968	1575 504	0 1 0
G#	2	103826	103863	2 0 6	G#	6	1661 216	1669 584	0 1 0
A	2	110000	109991	1 7 7	A	6	1760 000	1747 825	0 1 0
A#	2	116540	116522	1 7 0	A#	6	1864 640	1864 346	0 0 7
B	2	123470	123467	1 6 1	B	6	1975 520	1962 470	0 0 7
C	3	130812	130831	1 5 2	C	7	2092 992	2110 581	0 0 6
C#	3	138592	138613	1 4 4	C#	7	2217 472	2237 216	0 0 6
D	3	146832	146799	1 3 7	D	7	2349 312	2330 433	0 0 6
D#	3	155564	155578	1 3 1	D#	7	2489 024	2485 795	0 0 5
E	3	164812	164743	1 2 4	E	7	2636 992	2663 352	0 0 5
F	3	174616	174510	1 2 0	F	7	2793 856	2796 520	0 0 5
F#	3	184996	184894	1 1 3	F#	7	2959 936	2943 705	0 0 4
G	3	195996	195903	1 0 7	G	7	3135 936	3107 244	0 0 4
G#	3	207652	207534	1 0 3	G#	7	3322 432	3290 023	0 0 4
A	3	220000	220198	0 7 7	A	7	3520 000	3495 649	0 0 4
A#	3	233080	233043	0 7 4	A#	7	3729 280	3728 693	0 0 3
B	3	246940	246933	0 7 0	B	7	3951 040	3995 028	0 0 3
C	4	261624	261357	0 6 5	C	8	4185 984	4142 992	0 0 3
C#	4	277184	276883	0 6 2	C#	8	4434 944	4474 431	0 0 3
D	4	293664	293598	0 5 7	D	8	4698 624	4660 866	0 0 3
D#	4	311128	310724	0 5 5	D#	8	4978 048	5084 581	0 0 2
E	4	329924	329973	0 5 2	E	8	5273 984	5326 704	0 0 2
F	4	349232	349565	0 5 0	F	8	5587 712	5593 039	0 0 2
F#	4	369992	370400	0 4 5	F#	8	5919 872	5887 410	0 0 2
G	4	391992	392494	0 4 3	G	8	6271 872	6214 488	0 0 2
G#	4	415304	415839	0 4 1	G#	8	6644 864	6580 046	0 0 2
A	4	440000	440397	0 3 7	A	8	7040 000	6991 299	0 0 2
A#	4	466160	466087	0 3 6	A#	8	7458 560	7457 385	0 0 1
B	4	493880	494959	0 3 4	B	8	7902 080	7990 056	0 0 1

Fig. 23 EQUALLY TEMPERED CHROMATIC SCALE (f = 178977MH7)

5.2 Tune Entry/ Playback

One of the methods of entering a composition into a computer memory would be to utilize a keyboard to pass number and alphabetic information concerning the composer's wishes. An alternate method would be to scan a positional series of switches (like a piano keyboard) to determine note, volume and duration data.

Since flexibility in tune entry is desired, it is important to allow the composer to specify certain constants of entry such as octave, pitch or tempo, and have these entries normalized to a known value.

5.3 Tune Variations

One of the significant features of a microcomputer based music player is the ability to modify the tune once it has been recorded. Among the simpler variations are:

5.3.1 OCTAVE SHIFT

If an octave constant is added to the octave of the recorded note prior to storing the value in the PSG register, dynamic pitch changes can be obtained. The programming effect would be to shift one bit left for each lower octave and one bit right for each higher octave. For example, the effect will be that a tune written to play on a piano will sound like bells if a multiple octave up modification is performed.

5.3.2 KEY

One measure of the virtuosity of a musician is his ability to modify the "key" or suboctave shift of a composition. The logical description of key transposition is to shift each note up or down by a predetermined number of notes from the original. For example, a piece written in C and played in C# would have all C notes shifted to C#, C# shifted to D, etc. (Note that the case must be considered where B of one octave is shifted to C of the next higher octave.) All of these operations require that the one of twelve note identification must be retained in the recorded representation.

5.3.3 TEMPO

The duration of each recorded note is best expressed in terms of "ticks" of an overall "tempo clock". At playtime, the total duration can be obtained by programatically multiplying the individual note to "slow down" or "speed up" the tune without changing the crucial time relationship between the notes. This can be accomplished by imbedding the note timing loops within the tempo timing loops for simple operation.

5.3.4 CHORDS

There are certain combinations of notes which when played simultaneously produce pleasant combinations. These "chords" can be easily formed from a base note by performing octave and key changes on two notes, which are played with the main note. These relationships are illustrated in Fig. 24, which lists the various note constants which will produce musical chords. A chord with a particular quality may be formed by playing its root, a 3rd Minor or Major, and other notes from the chord chart. For example, a C Major chord is formed from C(+2), E(+2), and G(+2).

Fig. 24 CHORD SELECTION CHART

Root	3rd	7th	9th	11th	13th	15th	17th
C	E	B	D	F	A	C	E
C#	E#	B#	D#	F#	A#	C#	E#
D	F	C	E	G	B	D	F
D#	F#	C#	E#	G#	B#	D#	F#
E	G	D	F	A	C	E	G
E#	G#	D#	F#	A#	C#	E#	G#
F	A	E	G	B	D	F	A
F#	A#	E#	G#	B#	D#	F#	A#
G	B	F	A	C	E	G	B
G#	B#	F#	A#	C#	E#	G#	B#
A	C	G	B	D	F	A	C
A#	C#	G#	B#	D#	F#	A#	C#
B	D	A	C	E	G	B	D
B#	D#	A#	C#	E#	G#	B#	D#

5.4 Sound Variation

5.4.1 RELATIVE CHANNEL VOLUME

The independently programmable amplitude control for each channel allows up to 16 levels if using the processor controlled amplitude mode (bit 4 of registers 10, 11 or 12=0). In the case of a decaying or steady note, when a note is played or "fired", a frequency may be set up in the coarse and fine tune registers and then an amplitude value placed in the respective register 10, 11 or 12. The value which is placed to play the tune can be an independent variable, allowing channels to play their respective melody lines with varying force.

5.4.2 DECAY

The main difference between a "piano" sound and an "organ" sound is the speed with which the note loses volume. If all of the notes can be decayed at a uniform rate, the automatic envelope generator can be set to produce a decaying waveform. Each of the three channels can have the same decay constant but differing playing times to simulate the same instrument with differing note-strike times.

5.4.3 OTHER EFFECTS

The addition of variable noise to any or all of the channels can produce modification effects such "breathing" with a wind instrument. Or noise can be used alone to produce a drum rhythm. The fact that the noise dominant frequencies are variable allows "synthesizer" type effects with simple processor interaction.

Other pleasing effects include vibrato and tremolo, the cyclical variation of the frequency and volume. Because an intelligent microprocessor is controlling the effect, they can be all keyed to the tune itself or to other external stimuli

5.5 Applications

While many applications of the PSG in music generation are apparent, for instance in the area of toys and games, other applications are possible even in the area of high accuracy sophisticated musical instruments such as high-end electronic organs. With tone frequencies generated from another source to meet the exacting requirements of organ operation, the PSG can be used as a complex envelope generator. The PSG is also effective for generating bass notes and rhythms with percussion instruments, taking advantage of the PSG's high accuracy in producing low frequency notes. The following paragraphs detail examples of these applications.

5.5.1 ORGAN ENVELOPE GENERATION


The envelope generation diagram shown in Fig. 25 illustrates how an AY-3-8910 can be configured to produce envelopes for organ voicing. All functions are controlled by a microcomputer.

The basis of this system consists of a master frequency generator with a string of dividers. This produces all frequencies for the keyboard. The microcomputer and the AY-3-8910 are actually used to replace the usual components of voicing filters that would ordinarily be used in an electronic organ.

The microcomputer shown is a GI PIC 1650 controlled by inputs from the keyboard keyer circuit and a control switch matrix. The keyer inputs octave and key closure information to develop the envelope amplitude and duration for the note to be played. The control switch matrix can be used to control sustain and add other special effects. The ROM shown connected to the AY-3-8910 is optional depending on the amount of data necessary for the microcomputer.

The system shown here may also consist of multiple AY-3-8910's, all controlled by a single microcomputer. It represents an economical solution to developing voicing control with a minimum of components.

Fig. 25 ORGAN ENVELOPE GENERATION



5.5 Applications (cont.)

5.5.2 ORGAN RHYTHM GENERATION


The rhythm generation diagram (Fig. 26) illustrates a simplified version of how a microcomputer can be implemented with the AY-3-8910 to provide a percussion instrument section for an electronic organ.

The microcomputer used in this case could be a GI PIC 1650 which can be internally programmed to drive a series of AY-3-8910's, all hardwired to an I/O port of the PIC. Each AY-3-8910 provides a separate output envelope and frequency of the instrument it is to synthesize.

The Rhythm Switch Matrix is used to select any preprogrammed rhythm pattern and tempo from the PIC. The Instrument Select switches allow manual in/out selection of the 8910's via the A8 and A9 address lines providing additional instrument sound variations. These switches are intended to be user-selected and mounted in a convenient position on the instrument.

In addition, optional ROMs could be added to the PSG I/O ports, saving microcomputer ports, to provide extra rhythm length or number of patterns. These ROMs could also be replaced by EAROMs to provide user rhythm programming from a modified Rhythm Switch Matrix. The programmable rhythm feature could be used to add new or original user rhythms to update the instrument.

Fig. 26 ORGAN RHYTHM GENERATION



6 SOUND EFFECTS GENERATION

One of the main uses of the PSG is to produce non-musical sound effects to accompany visual action or as a feature in itself. The following sections outline techniques and provide actual examples of some popular effects. All examples are based on a 1.78977MHz PSG clock.

6.1 Tone Only Effects

Many effects are possible using only the tone generation capability of the PSG without adding noise and without using the PSG's envelope generation capability. Examples of this type of effect would include telephone tone frequencies (two distinct frequencies produced simultaneously) or the European Siren effect listed in Fig. 27 (two distinct frequencies sequentially produced).

Fig. 27 EUROPEAN SIREN SOUND EFFECT CHART

Register #	Octal Load Value	Explanation
Any not specified	000	—
R0	376	} Set Channel A Tone period to 2 27ms (440Hz)
R1	000	
R7	076	Enable Tone only on Channel A only
R10	017	Select maximum amplitude on Channel A
		<i>(Wait approximately 350ms before continuing)</i>
R0	126	} Set Channel A Tone period to 5 346ms (187Hz)
R1	001	
		<i>(Wait approximately 350ms before continuing)</i>
R10	000	Turn off Channel A to end sound effect

6.2 Noise Only Effects

Some of the more commonly required sounds require only the use of noise and the envelope generator (or processor control of channel envelope if other channels are using the envelope generator)

Examples of this, which can be seen in Figs. 28 and 29, are gunshot and explosion. In both cases pure noise is used with a decaying envelope. In the examples shown the only changes are in the length of the envelope as modified by the coarse tune register and in the noise period. Note that a significantly lower explosion can be obtained by using all three channels operating with the same parameters.

Fig. 28 GUNSHOT SOUND EFFECT CHART

Register #	Octal Load Value	Explanation
Any not specified	000	—
R6	017	Set Noise period to mid-value
R7	007	Enable Noise only on Channels A,B,C
R10	020	Select full amplitude range under direct control of Envelope Generator
R11	020	
R12	020	
R14	020	Set Envelope period to 0.586 seconds
R15	000	Select Envelope "decay", one cycle only

Fig. 29 EXPLOSION SOUND EFFECT CHART

Register #	Octal Load Value	Explanation
Any not specified	000	—
R6	000	Set Noise period to max. value
R7	007	Enable Noise only on Channels A,B,C
R10	020	Select full amplitude range under direct control of Envelope Generator
R11	020	
R12	020	
R14	070	Set Envelope period to 2.05 seconds
R15	000	Select Envelope "decay", one cycle only

6.3 Frequency Sweep Effects

The Laser, Whistling Bomb, Wolf Whistle, and Race Car sounds in Figs. 30 thru 33 all utilize frequency sweeping effects. In all cases they involve the increasing or decreasing of the values in the tone period registers with variable start, end, and time between frequency changes. For example, the sweep speed of the Laser is much more rapid than the high gear accelerate in the race car, yet both use the same computer routine with differing parameters.

Other easily achievable results include "doppler" and noise sweep effects. The sweeping of the noise clocking register (R6) produces a "doppler" effect which seems well suited for "space war" type games.

Fig. 30 LASER SOUND EFFECT CHART

Register #	Octal Load Value	Explanation
Any not specified	000	—
R7	076	Enable Tone only on Channel A only
R10	017	Select maximum amplitude on Channel A
R0	060 (start)	Sweep effect for Channel A Tone period via a processor loop with approximately 3ms wait time between each step from 060 to 160 (0.429ms/2330Hz to 1.0ms/1000Hz)
R0	160 (end)	
R10	000	Turn off Channel A to end sound effect

Fig. 31 WHISTLING BOMB SOUND EFFECT CHART

Register #	Octal Load Value	Explanation
Any not specified	000	—
R7	076	Enable Tone only on Channel A only
R10	017	Select maximum amplitude on Channel A
R0	060 (start)	Sweep effect for Channel A Tone period via a processor loop with approximately 25ms wait time between each step from 060 to 300 (0.429ms/2330Hz to 1.72ms/582Hz)
R0	300 (end)	

After above loop is completed, follow with sequence in Fig. 28.

6.4 Multi-Channel Effects

Because of the independent architecture of the PSG, many rather complex effects are possible without burdening the processor. For example, the Wolf Whistle effect in Fig. 32 shows two channels in use to add constant breath hissing noise to the three concentrated frequency sweeps of the whistle. Once the noise is put on the channel, the processor only need be concerned with the frequency sweep operation.

Fig. 32 WOLF WHISTLE SOUND EFFECT CHART

Register #	Octal Load Value	Explanation
Any not specified	000	—
R6	001	Set Noise period to minimum value
R7	056	Enable Tone on Channel A, Noise on Channel B
R10	017	Select maximum amplitude on Channel A
R11	011	Select lower amplitude on Channel B
R0	100 (start)	Sweep effect for Channel A Tone period via a processor loop with approximately 12ms wait time between each step from 100 to 040 (0.572ms/1748Hz to 0.286ms/3496Hz)
R0	040 (end)	
<i>(Wait approximately 150ms before continuing)</i>		
R0	100 (start)	A processor loop with approximately 25ms wait time between each step from 100 to 060 (0.572ms/1748Hz to 0.429ms/2331Hz)
R0	060 (end)	
R0	060 (start)	A processor loop with approximately 6ms wait time between each step from 060 to 150 (0.429ms/2331Hz to 0.930ms/1075Hz)
R0	150 (end)	
R10	000	Turn off Channels A and B to end effect
R11	000	

Fig. 33 RACE CAR SOUND EFFECT CHART

Register #	Octal Load Value	Explanation
Any not specified	000	—
R3	017	Set Channel B Tone period to 34.33ms (29Hz)
R7	074	Enable Tones only on Channels A and B
R10	017	Select maximum amplitude on Channel A
R11	012	Select lower amplitude on Channel B
*R1/R0	013/000 (start)	Sweep effect for Channel A Tone period via a processor loop with approximately 3ms wait time between each step from 013/000 to 004/000 (25.17ms/39.7Hz to 9.15ms/109.3Hz)
*R1/R0	004/000 (end)	
R1/R0	011/000 (start)	A processor loop with approximately 3ms wait time between each step from 011/000 to 003/000 (20.6ms/48.5Hz to 6.87ms/145.6Hz)
R1/R0	003/000 (end)	
R1/R0	006/000 (start)	A processor loop with approximately 6ms wait time between each step from 006/000 to 001/000 (13.73ms/72.8Hz to 2.29ms/436.7Hz)
R1/R0	001/000 (end)	
R10	000	Turn off Channels A and B to end effect
R11	000	

*Decrement R1/R0 as a whole number e.g. start at 013/000, then 012/377 then 012/376 etc

7 ELECTRICAL SPECIFICATIONS

7.1 Maximum Ratings

Storage Temperature -55°C to -150°C
 Operating Temperature 0°C to $+40^{\circ}\text{C}$
 V_{CC} and all other input and output
 voltages with respect to V_{SS} -0.3V to $+8.0\text{V}$
 Exceeding these ratings could cause permanent damage to these devices
 Functional operation at these conditions is not implied—operating conditions
 are specified below

7.2 Standard Conditions

$V_{CC} = +5\text{V} \pm 5\%$
 $V_{SS} = \text{GND}$
 Operating temperature: 0°C to $+40^{\circ}\text{C}$

7.3 DC Characteristics

Characteristic	Sym	Min.	Typ. *	Max.	Units	Conditions
All Inputs						
Logic "0"	V_{IL}	0	—	0.6	V	
Logic "1"	V_{IH}	2.4	—	V_{CC}	V	
All Outputs (except Analog Channel Outputs)						
Logic "0"	V_{OL}	0	—	0.5	V	$I_{OL} = 1.6\text{ mA}$, 20pF
Logic "1"	V_{OH}	2.4	—	V_{CC}	V	$I_{OH} = 100\mu\text{A}$, 20pF
Analog Channel Outputs	V_o	0	—	60	dB	Test circuit Fig 34
Power Supply Current	I_{CC}	—	45	75	mA	

*Typical values are at $+25^{\circ}\text{C}$ and nominal voltages

Fig. 34 ANALOG CHANNEL OUTPUT TEST CIRCUIT





Fig. 35 CURRENT TO VOLTAGE CONVERTER



7.4 AC Characteristics

Characteristic	Sym	Min.	Typ.*	Max.	Units	Conditions
Clock Input						
Frequency	f_c	10	—	20	MHz	} Fig. 36
Rise time	t_r	—	—	50	ns	
Fall time	t_f	—	—	50	ns	
Duty Cycle	—	25	50	75	%	
Bus Signals (BDIR, BC2, BC1)						
Associative Delay Time	t_{br}	—	—	50	ns	} Fig. 37
Reset						
Reset Pulse Width	t_{rw}	500	—	—	ns	} Fig. 38
Reset to Bus Control Delay Time	t_{rb}	100	—	—	ns	
A9, A8, DA7--DA0 (Address Mode)						
Address Setup Time	t_{AS}	400	—	—	ns	} Fig. 39
Address Hold Time	t_{AH}	100	—	—	ns	
DA7--DA0 (Write Mode)						
Write Data Pulse Width	t_{DW}	500	—	1000	ns	} Fig. 40
Write Data Setup Time	t_{DS}	50	—	—	ns	
Write Data Hold Time	t_{DH}	100	—	—	ns	
DA7--DA0 (Read Mode)						
Read Data Access Time	t_{DA}	—	250	500	ns	} Fig. 40
DA7--DA0 (Inactive Mode)						
Tristate Delay Time	t_{rs}	—	100	200	ns	

* Typical values are at 25°C and nominal voltages

Fig 36 CLOCK AND BUS SIGNAL TIMING




Fig 37 RESET TIMING




Fig 38 LATCH ADDRESS TIMING




Fig. 39 WRITE DATA TIMING





Fig. 40 READ DATA TIMING



7.5 Package Outlines

Fig. 41 40 LEAD DUAL IN LINE PACKAGES (for AY-3-8910)





Fig 42 28 LEAD DUAL IN LINE PACKAGES (for AY-3-8912)



Programmable Sound Generator

FEATURES

- Full Software Control of Sound Generation
- Interfaces to Most 8-Bit and 16-Bit Microprocessors
- Three Independently Programmed Analog Outputs
- Two 8-Bit General Purpose I/O Ports (AY-3-8910)
- One 8-Bit General Purpose I/O Port (AY-3-8912)
- Single +5 Volt Supply

DESCRIPTION

The AY-3-8910/8912/8913 Programmable Sound Generator (PSG) is a LSI Circuit which can produce a wide variety of complex sounds under software control. The AY-3-8910/8912 is manufactured in the General Instrument N-Channel Ion Implant Process. Operation requires a single +5V power supply, a TTL compatible clock, and a microprocessor controller such as the General Instrument 16-bit CP1610 or one of the PIC1650 series of 8-bit microcomputers.

The PSG is easily interfaced to any bus oriented system. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone signalling and FSK modems. The analog sound outputs can each provide 4 bits of logarithmic digital to analog conversion, greatly enhancing the dynamic range of the sounds produced.

In order to perform sound effects while allowing the processor to continue its other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one effect is satisfied by the three independently controllable channels available in the PSG.

All of the circuit control signals are digital in nature and intended to be provided directly by a microprocessor/microcomputer. This means that one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub-audible at its lowest frequency to post-audible at its highest frequency, there are few sounds which are beyond reproduction with only the simplest electrical connections.

Since most applications of a microprocessor/PSG system would also require interfacing between the outside world and the microprocessor, this facility has been designed into the PSG. The AY-3-8910 has two general purpose 8-bit I/O ports and is supplied in a 40 lead package; the AY-3-8912 has one port and 28 leads; the AY-3-8913 has no ports and 24 leads.

PIN FUNCTIONS

DA7--DA0 (input/output/high impedance) pins 30--37 (AY-3-8910)
 pins 21--28 (AY-3-8912)
 pins 4--11 (AY-3-8913)

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG. In the data mode, DA7--DA0 correspond to Register Array bits B7--B0. In the address mode, DA3--DA0 select the register number (0--17_g) and a DA7--DA4 in conjunction with address inputs $\overline{A9}$ and $\overline{A8}$ for the high order address (chip select).

$\overline{A8}$ (input) pin 25 (AY-3-8910)
 pin 17 (AY-3-8912)
 pin 23 (AY-3-8913)


$\overline{A9}$ (input) pin 24 (AY-3-8910)
 pin 22 (AY-3-8913)
 (not provided on AY-3-8912)

Address 9, Address 8


These "extra" address bits are made available to enable the positioning of the PSG (assigning a 16 word memory space) in a total 1,024 word memory area rather than in a 256 word memory area as defined by address bits DA7--DA0 alone. If the memory size does not require the use of these extra address lines they may be left unconnected as each is provided with either an on-chip pull-down ($\overline{A9}$) or pull-up ($\overline{A8}$) resistor. In "noisy" environments, however, it is recommended that $\overline{A9}$ and $\overline{A8}$ be tied to an external ground and +5V, respectively, if they are not to be used.

PIN CONFIGURATIONS


40 LEAD DUAL IN LINE AY-3-8910



28 LEAD DUAL IN LINE AY-3-8912



24 LEAD DUAL IN LINE



RESET (input) pin 23 (AY-3-8910) pin 21 (AY-3-8913)
pin 16 (AY-3-8912)

For initialization/power-on purposes, applying a logic "0" (ground) to the Reset pin will reset all registers to "0". The Reset pin is provided with an on-chip pull-up resistor.

CLOCK (input) pin 22 (AY-3-8910) pin 20 (AY-3-8913)
pin 15 (AY-3-8912)

This TTL-compatible input supplies the timing reference for the Tone, Noise and Envelope Generators.

BDIR, BC2, BC1 (inputs) pins 27, 28, 29 (AY-3-8910)
pins 18, 19, 20 (AY-3-8912) pins 2, 3 (No BC2 on AY-3-8913
see below)


Bus Direction, Bus Control 2.1

These bus control signals are generated directly by the CP1610 series of microprocessors to control all external and internal bus operations in the PSG. When using a processor other than the CP1610, these signals can be provided either by comparable bus signals or by simulating the signals on I/O lines of the processor. The PSG decodes these signals as illustrated in the following:

BDIR	BC2	BC1	CP1610 FUNCTION	PSG FUNCTION
0	0	0	INACT	INACTIVE See 010 (IAB).
0	0	1	ADAR	LATCH ADDRESS See 111 (INTAK).
0	1	0	IAB	INACTIVE The PSG/CPU bus is inactive. DA7--DA0 are in a high impedance state.
0	1	1	DTB	READ FROM PSG This signal causes the contents of the register which is currently addressed to appear on the PSG/CPU bus. DA7--DA0 are in the output mode.
1	0	0	BAR	LATCH ADDRESS See 111 (INTAK).
1	0	1	DW	INACTIVE See 010 (IAB).
1	1	0	DWS	WRITE TO PSG This signal indicates that the bus contains register data which should be latched into the currently addressed register. DA7--DA0 are in the input mode.
1	1	1	INTAK	LATCH ADDRESS This signal indicates that the bus contains a register address which should be latched in the PSG. DA7--DA0 are in the input mode.

While interfacing to a processor other than the CP1610 would simply require simulating the above decoding, the redundancies in the PSG functions vs. bus control signals can be used to advantage in that only four of the eight possible decoded bus functions are required by the PSG. This could simplify the programming of the bus control signals to the following, which would only require that the processor generate two bus control signals (BDIR and BC1, with BC2 tied to 15V). This is the case with the AY-3-8913 with BC2 pulled high internally.

BDIR	BC1	BC2	PSG FUNCTION
0	1	0	INACTIVE
0	1	1	READ FROM PSG
1	1	0	WRITE TO PSG
1	1	1	LATCH ADDRESS



ANALOG CHANNEL A, B, C (outputs) pins 4, 3, 38 (AY-3-8910)
pins 5, 4, 1 (AY-3-8912) pins 17, 15, 18 (AY-3-8913)

Each of these signals is the output of its corresponding D/A Converter, and provides an up to 1V peak-peak signal representing the complex sound waveshape generated by the PSG.

IOA7--IOA0 (input/output) pins 14--21 (AY-3-8910)
pins 7, 14 (AY-3-8912) (not provided on AY-3-8913)

IOB7--IOB0 (input/output) pins 6--13 (AY-3-8910)
(not provided on AY-3-8912) (not provided on AY-3-8913)

Input/Output A7--A0, B7--B0

Each of these two parallel input/output ports provides 8 bits of parallel data to/from the PSG/CPU bus from/to any external devices connected to the IOA or IOB pins. Each pin is provided with an on-chip pull-up resistor, so that when in the "input" mode, all pins will read normally high. Therefore, the recommended method for scanning external switches would be to ground the input bit.

TEST 1: pin 39 (AY-3-8910) pin 14 (AY-3-8913) pin 2 (AY-3-8912)
TEST 2: pin 26 (AY-3-8910) pin 12 (AY-3-8913)
(not connected on AY-3-8912)

These pins are for General Instrument test purposes only and should be left open - do not use as tie-points.

V_{CC} pin 40 (AY-3-8910) pin 13 (AY-3-8913) pin 3 (AY-3-8912)
Nominal 1.5V_{OH} power supply to the PSG.

V_{AS} pin 1 (AY-3-8910) pin 19 (AY-3-8913) pin 6 (AY-3-8912)
Ground reference for the PSG.

CHIP SELECT (input) Pin 24 (AY-3-8913 only)

This input signal goes low to enable the PSG to read data on the data bus or write data from the data bus to one of the internal registers. For these above operations to occur, this signal must be true in addition to the current bus address being a valid PSG address. This signal must be valid for all read and write operations. The pin has an internal pull down to V_{AS}.


ARCHITECTURE

The AY-3-8910/8912/8913 is a register oriented Programmable Sound Generator (PSG). Communication between the processor and the PSG is based on the concept of memory-mapped I/O. Control commands are issued to the PSG by writing to 16 memory-mapped registers. Each of the 16 registers within the PSG is also readable so that the microprocessor can determine, as necessary, present states or stored data values.

All functions of the PSG are controlled through the 16 registers which once programmed, generate and sustain the sounds, thus freeing the system processor for other tasks.

REGISTER ARRAY

The principal element of the PSG is the array of 16 read/write control registers. These 16 registers look to the CPU as a block of memory and as such occupy a 16 word block out of 1,024 possible addresses. The 10 address bits (8 bits on the common data/address bus, and 2 separate address bits A8 and A9) are decoded as follows:



The four low order address bits select one of the 16 registers (R0--R15). The six high order address bits function as "chip selects" to control the tri-state bidirectional buffers (when the high order address bits are "incorrect", the bidirectional buffers are forced to a high impedance state). High order address bits A8, A9 are fixed in the PSG design to recognize a 01 code; high order address bits DA7--DA4 may be mask-programmed to any 4-bit code by a special order factory mask modification. Unless otherwise specified, address bits DA7--DA4 are programmed to recognize only a 0000 code. A valid high order address latches the register address (the low order 4 bits) in the Register Address Latch/Decoder block. A latched address will remain valid until the receipt of a new address, enabling multiple reads and writes of the same register contents without the need for redundant re-addressing.

Conditioning of the Register Address Latch/Decoder and the Bidirectional Buffers to recognize the bus function required (inactive, latch address, write data, or read data) is accomplished by the Bus Control Decode block.


SOUND GENERATING BLOCKS

The basic blocks in the PSG which produce the programmed sounds include:

- Tone Generators** produce the basic square wave tone frequencies for each channel (A,B,C).
- Noise Generator** produces a frequency modulated pseudo random pulse width square wave output.
- Mixers** combine the outputs of the Tone Generators and the Noise Generator. One for each channel (A,B,C).
- Amplitude Control** provides the D/A Converters with either a fixed or variable amplitude pattern. The fixed amplitude is under direct CPU control; the variable amplitude is accomplished by using the output of the Envelope Generator.
- Envelope Generator** produces an envelope pattern which can be used to amplitude modulate the output of each Mixer.
- D/A Converters** the three D/A Converters each produce up to a 16 level output signal as determined by the Amplitude Control.

I/O PORTS

Two additional blocks are shown in the PSG Block Diagram which have nothing directly to do with the production of sound—these are the two I/O Ports (A and B). Since virtually all uses of microprocessor-based sound would require interfacing between the outside world and the processor, this facility has been included in the PSG. Data to/from the CPU bus may be read/written to either of two 8-bit I/O Ports without affecting any other function of the PSG. The I/O Ports are TTL-compatible and are provided with internal pull-ups on each pin. Both Ports are available on the AY-3-8910, only I/O Port A is available on the AY-3-8912, no ports are available on the AY-3-8913.



PSG BLOCK DIAGRAM


OPERATION

Since all functions of the PSG are controlled by the processor via a series of register loads, a detailed description of the PSG operation can best be accomplished by relating each PSG function to the control of its corresponding register. The function of creating or programming a specific sound or sound effect logically follows the control sequence listed.

Operation	Registers	Function
Tone Generator Control	R0--R5	Program tone periods
Noise Generator Control	R6	Program noise period
Mixer Control	R7	Enable tone and/or noise on selected channels
Amplitude Control	R10--R12	Select "fixed" or "envelope-variable" amplitudes
Envelope Generator Control	R13--R15	Program envelope period and select envelope pattern


Tone Generator Control (Registers R0, R1, R2, R3, R4, R5)

The frequency of each square wave generated by the three Tone Generators (one each for Channels A, B, and C) is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 12-bit Tone Period value. Each 12-bit value is obtained in the PSG by combining the contents of the relative Coarse and Fine Tune registers, as illustrated in the following:



Noise Generator Control (Register R6)

The frequency of the noise source is obtained in the PSG by first counting down the input clock by 16, then by further counting down the result by the programmed 16-bit Envelope Period value. This 16-bit value consists of the lower 5 bits (B4--B0) of register R6, as illustrated in the following:




Mixer Control-I/O Enable (Register R7)

Register R7 is a multi-function Enable register which controls the three Noise/Tone Mixers and the two general purpose I/O Ports.

The Mixers, as previously described, combine the noise and tone frequencies for each of the three channels. The determination of combining neither/either/both noise and tone frequencies on each channel is made by the state of bits B5--B0 of R7.


The direction (input or output) of the two general purpose I/O Ports (IOA and IOB) is determined by the state of bits B7 and B6 of R7.

These functions are illustrated in the following:



Amplitude Control (Registers R10, R11, R12)

The amplitudes of the signals generated by each of the three D/A Converters (one each for Channels A, B, and C) is determined by the contents of the lower 5 bits (B4--B0) of registers R10, R11, and R12 as illustrated in the following:




Envelope Generator Control (Registers R13, R14, R15)

To accomplish the generation of fairly complex envelope patterns, two independent methods of control are provided in the PSG. First, it is possible to vary the frequency of the envelope using registers R13 and R14, and second, the relative shape and cycle pattern of the envelope can be varied using register R15. The following paragraphs explain the details of the envelope control functions, describing first the envelope period control and then the envelope shape/cycle control.

ENVELOPE PERIOD CONTROL (Registers R13, R14)


The frequency of the envelope is obtained in the PSG by first counting down the input clock by 256, then by further counting down the result by the programmed 16-bit Envelope Period value. This 16-bit value is obtained in the PSG by combining the contents of the Envelope Coarse and Fine Tune registers, as illustrated in the following:







ENVELOPE SHAPE/CYCLE CONTROL (Register R15)

The Envelope Generator further counts down the envelope frequency by 16, producing a 16-state per cycle envelope pattern as defined by its 4-bit counter output, E3E2E1E0. The particular shape and cycle pattern of any desired envelope is accomplished by controlling the count pattern (count up/count down) of the 4-bit counter and by defining a single-cycle or repeat-cycle pattern.

This envelope shape/cycle control is contained in the lower 4 bits (B3--B0) of register R15. Each of these 4 bits controls a function in the envelope generator, as illustrated in the following:






I/O Port Data Store (Registers R16, R17)

Registers R16 and R17 function as intermediate data storage registers between the PSG/CPU data bus (DA0--DA7) and the two I/O ports (IOA7--IOA0 and IOB7--IOB0). Both ports are available in the AY-3-8910; only I/O Port A is available in the AY-3-8912; none are available on the AY-3-8913. Using registers R16 and R17 for the transfer of I/O data has no effect on sound generation.

D/A Converter Operation

Since the primary use of the PSG is to produce sound for the highly imperfect amplitude detection mechanism of the human ear, the D/A conversion is performed in logarithmic steps with a normalized voltage range of from 0 to 1 Volt. The specific amplitude control of each of the three D/A Converters is accomplished by the three sets of 4-bit outputs of the Amplitude Control block, while the Mixer outputs provide the base signal frequency (Noise and/or Tone).



ELECTRICAL CHARACTERISTICS (AY-3-8910, AY-3-8912)

Maximum Ratings*

Storage Temperature	-55°C to +150°C
Operating Temperature	0°C to +40°C
V_{CC} and all other Input/Output Voltages with Respect to V_{SS}	-0.3V to +8.0V


* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Standard Conditions (unless otherwise noted):

$V_{CC} = +5V \pm 5\%$
 $V_{SS} = GND$
Operating Temperature = 0°C to +40°C

Characteristics	Sym	Min	Typ**	Max	Units	Conditions
DC CHARACTERISTICS						
All Inputs						
Low Level	V_{IL}	0	—	0.6	V	
High Level	V_{IH}	2.4	—	V_{CC}	V	
All Outputs (except Analog Channel Outputs)						
Low Level	V_{OL}	0	—	0.5	V	$I_{OL} = 1.6mA, 20pf$ $I_{OH} = 100\mu A, 20pf$ Test Circuit: Fig. 6
High Level	V_{OH}	2.4	—	V_{CC}	V	
Analog Channel Outputs	V_o	0	—	60	dB	
Power Supply Current	I_{CC}	—	45	85	mA	
AC CHARACTERISTICS						
Clock Input						
Frequency	f_c	1	—	2	MHz	} Fig. 7
Rise Time	t_r	—	—	50	ns	
Fall Time	t_f	—	—	50	ns	
Duty Cycle	—	25	50	85	%	
Bus Signals (BDIR, BC2, BC1)						
Associative Delay Time	t_{ao}	—	—	50	ns	} Fig. 8
Reset						
Reset Pulse Width	t_{rw}	500	—	—	ns	} Fig. 9
Reset to Bus Control Delay Time	t_{rs}	100	—	—	ns	
A9, A8, DA7—DA0 (Address Mode)						
Address Setup Time	t_{as}	400	—	—	ns	} Fig. 10
Address Hold Time	t_{ah}	100	—	—	ns	
DA7—DA0 (Write Mode)						
Write Data Pulse Width	t_{ow}	500	—	10,000	ns	} Fig. 11
Write Data Setup Time	t_{os}	50	—	—	ns	
Write Data Hold Time	t_{oh}	100	—	—	ns	
DA7—DA0 (Read Mode)						
Read Data Access Time	t_{oa}	—	250	500	ns	} Fig. 11
DA7—DA0 (Inactive Mode)						
Tristate Delay Time	t_{rs}	—	100	200	ns	

** Typical values are at +25°C and nominal voltages.



GENERAL INSTRUMENT	AY-3-8910 ■ AY-3-8912 AY-3-8913
-----------------------	------------------------------------

ELECTRICAL CHARACTERISTICS (AY-3-8913)

Maximum Ratings*

Storage Temperature	-55° C to +150° C
Operating Temperature	0° C to +70° C
V _{CC} and all other Input/Output Voltages with Respect to V _{SS}	-0.3V to +8.0V

Standard Conditions (unless otherwise noted):

V _{CC} = +5V ±5%
V _{SS} = GND
Operating Temperature = 0° C to +70° C

* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristics	Sym	Min	Max	Units	Conditions
DC CHARACTERISTICS					
Input Voltage Levels					
Low Level	V _{IL}	0	0.7	V	
High Level	V _{IH}	2.2	V _{CC}	V	
Output Voltage Levels (except Analog Channel Outputs)					
Low Level	V _{OL}	0	0.4	V	1 TTL Load +100pf Test Circuit: Fig. 6
High Level	V _{OH}	2.4	V _{CC}	V	
Analog Channel Outputs	V _O	0	2000	μA	
Power Supply Current	I _{CC}	—	85	mA	
AC CHARACTERISTICS					
Clock Input					
Frequency	f _c	1	2.5	MHz	} Fig. 7
Rise Time	t _r	—	50	ns	
Fall Time	t _f	—	50	ns	
Duty Cycle	—	40	60	%	
Bus Signals (BDIR, BC2, BC1)					
Associative Delay Time	t _{BD}	—	50	ns	} Fig. 8
Reset	t _{rw}	5	—	μs	
Reset Pulse Width	t _{rw}	5	—	μs	} Fig. 9
Reset to Bus Control Delay Time	t _{rb}	100	—	ns	
A8, A8, DA7--DA0 (Address Mode)					
Address Setup Time	t _{AS}	300	—	ns	} Fig. 9
Address Hold Time	t _{AH}	50	—	ns	
DA7--DA0 (Write Mode)					
Write Data Pulse Width	t _{OW}	1800	—	ns	} Fig. 10
Write Data Setup Time	t _{OS}	50	—	ns	
Write Data Hold Time	t _{OH}	100	—	ns	
DA7--DA0 (Read Mode)					
Read Data Access Time	t _{DA}	—	350	ns	} Fig. 11
DA7--DA0 (Inactive Mode)	t _{TS}	—	400	ns	

TIMING DIAGRAMS




Fig. 7 CLOCK AND BUS SIGNAL TIMING




Fig. 8 RESET TIMING




Fig. 9 LATCH ADDRESS TIMING




Fig. 10 WRITE DATA TIMING




Fig. 11 READ DATA TIMING